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Abstract
We show that no existing continuous-time, binary value-domain model for digital circuits is able
to correctly capture glitch propagation. Prominent examples of such models are based on pure delay
channels (P), inertial delay channels (I), or the elaborate PID channels proposed by Bellido-Dı´az et al.
We accomplish our goal by considering the solvability/non-solvability border of a simple problem called
Short-Pulse Filtration (SPF), which is closely related to arbitration and synchronization. On one hand,
we prove that SPF is solvable in bounded time in any such model that provides channels with non-
constant delay, like I and PID. This is in opposition to the impossibility of solving bounded SPF in real
(physical) circuit models. On the other hand, for binary circuit models with constant-delay channels, we
prove that SPF cannot be solved even in unbounded time; again in opposition to physical circuit models.
Consequently, indeed none of the binary value-domain models proposed so far (and that we are aware of)
faithfully captures glitch propagation of real circuits. We finally show that these modeling mismatches
do not hold for the weaker eventual SPF problem.
1 Introduction
Binary value-domain models that allow to model glitch propagation have always been of interest, especially
in asynchronous design [22]: Pure delay channels and inertial delay channels, which propagate input pulses
with some constant delay only when they exceed some minimal duration, are still the basis of most digital
timing analysis approaches and tools. The tremendous advances in digital circuit technology, in particular
increased speeds and reduced voltage swings, raised concerns about the accuracy of these models [3]. For
example, neither pure nor inertial delay models can express the well-known phenomenon of propagating
glitches that decay from stage to stage, which is particularly important for analyzing high-frequency pulse
trains or oscillatory metastability [16].
At the same time, the steadily increasing complexity of contemporary digital circuits fuels the need for
fast digital timing analysis techniques: Although accurate Spice models, which facilitate very precise analog-
level simulations, are usually available for those circuits, the achievable simulation times are prohibitive.
Refined digital timing analysis models like the PID model proposed by Bellido-Dı´az et al. [3], which is both
fast and more accurate, are hence very important from a practical perspective [4].
The interest in binary models that faithfully model glitch propagation and even metastability has also
been stimulated recently by the increasing importance of incorporating fault-tolerance in circuit design [7]:
Reduced voltage swings and smaller critical charges make circuits more susceptible to particle hits, crosstalk,
and electromagnetic interference [13, 17]. Since single-event transients, caused by an ionized particle hitting
a reverse-biased transistor, just manifest themselves as short glitches, accurate propagation models are
important for assessing soft error rates, in particular, for asynchronous circuits. After all, if system-level
fault-tolerance techniques like triple modular redundancy are used for transparently masking value failures,
the only remaining issue are timing failures, among which glitches are the most problematic ones.
For example, the DARTS Byzantine fault-tolerant distributed clock generation approach [12] employs
standard asynchronous circuit components, like micropipelines [21], which store clock ticks received from
other nodes; a new clock tick is generated when sufficiently many micropipelines are non-empty. Clearly,
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since any “wait-for-all” mechanism may deadlock in the presence of faulty components, handshaking had to
be replaced by threshold logic in conjunction with some bounded delay assumptions. This way, DARTS can
tolerate arbitrary behavior of Byzantine faulty nodes, except for the generation of pulses with a duration
that drive the Muller C-elements of a pipeline into metastability. Analyzing the propagation of such pulses
along a pipeline is thus important in order to assess the achievable resilience against such threats [11].
The situation is even worse in case of self-stabilizing algorithms [9], which must be able to recover from
an arbitrary initial/error state: Neither handshaking nor any bounded delay condition can be resorted to
during stabilization in an algorithm like the one presented by Dolev et al. [8]. Consequently, glitches and
the possibility of metastability cannot be avoided.
As a consequence, discrete-value circuit models, analysis techniques and supporting tools for a fast but
nevertheless accurate glitch and metastability propagation analysis will be a key issue in the design of future
VLSI circuits. In this paper, we rigorously prove that none of the existing binary-value candidate models
proposed in the past captures glitch propagation adequately. Searching for alternative models is hence an
important challenge for future research on asynchronous circuits.
Detailed contributions. In Section 2, we define the Short-Pulse Filtration (SPF) problem in the physical
circuit model of Marino and recall the behavior of physical circuits with respect to SPF. That is, we show
that unbounded SPF is solvable with physical circuits while bounded SPF is not. The SPF problem is closely
related to glitch propagation, as it is essentially the problem of building a one-shot inertial channel.
In Section 3, we present a generic binary value-domain model for digital clocked and clockless circuits,
and introduce the SPF problem. Our generic model comprises zero-time logical gates interconnected by
channels that encapsulate model-specific propagation delays and related decay effects. Non-zero time logical
gates can be expressed by appending channels with delay at the gate’s inputs and outputs. The simplest
channel is a pure delay channel, which propagates its input signal with a fixed delay and without any decay,
i.e., a pulse has the same duration at the channel’s input and output.
In Section 4, we prove that even unbounded SPF is unsolvable when only pure, i.e., constant-delay
channels are available. This is in contrast with the solvability result with physical circuits of Section 2.
In Section 5, we turn our attention to a generalization of constant-delay channels, termed bounded single-
history channels, which are FIFO channels with a generalized delay function that also takes into consideration
the last output transition. We distinguish between forgetful and non-forgetful single-history channels, de-
pending on their behavior when a pulse disappears at the output due to decay effects. All existing binary
models we are aware of can be expressed as single-history channels with specific delay functions: A pure delay
channel (P) as either a forgetful or non-forgetful single-history channel, a classical inertial delay channel (I)
as a forgetful single-history channel, and the channel model proposed by Bellido-Dı´az et al. [3] (PID), which
additionally has a decay component, as a non-forgetful single-history channel.
In Section 6, we prove that bounded SPF is solvable if just a single forgetful or non-forgetful single-
history channel with non-constant delay is available. However, this is again in contradiction with the result
of Section 2 showing impossibility of bounded SPF with physical circuits.
In Section 7, we prove that weakening SPF to eventual SPF fails to witness the above modeling mismatch:
Eventual SPF can by solved both with single-history and physical channels.
Fig. 1 summarizes our (im)possibility results.
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Figure 1: Possibility (X) and Impossibility (X) Results for constant, non-constant forgetful, non-const.
non-forgetful, and physical physical channels. Arrows mark implications.
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Related Work. Unger [22] proposed a general technique for deriving asynchronous sequential switching
circuits that can cope with unrelated input signals. It assumes signals to be binary valued, and requires the
availability of combinational circuit elements, as well as pure and inertial delay channels.
Bellido-Dı´az et al. [3] proposed the PID model, and justified its appropriateness both analytically and by
comparing the model predictions against Spice simulation results. The results confirm very good accuracy
even for such challenging scenarios as long chains of gates and ring oscillators.
Marino [15] showed that the problem of building a synchronizer can be reduced to the problem of building
an inertial delay channel. The reduction circuit only makes use of combinational gates and pure delay
channels in addition to inertial delay channels. Marino further shows, in a continuous value signal model,
that for a set of standard designs of inertial delay channels, input pulses exist that produce outputs violating
the requirements of inertial delay channels. Barros and Johnson [2] extended this work, by showing the
equivalence of arbiter, synchronizer, latch, and inertial delay channels.
Marino [16] developed a general theory of metastable operation, and provided impossibility proofs for
metastability-free synchronizers and arbiter circuits for several continuous-value circuit models. Branicky [5]
proved the impossibility of time-unbounded deterministic and time-invariant arbiters modeled as ordinary
differential equations. Mendler and Stroup [18] considered the same problem in the context of continuous au-
tomata.
Brzozowski and Ebergen [6] formally proved that, in a model that uses only binary values, it is im-
possible to implement Muller C-Elements (among other basic state-holding components used in (quasi)
delay-insensitive designs) using only zero-time logical gates interconnected by wires without timing restric-
tions.
2 Short-Pulse Filtration in Physical Systems
In this section, we will introduce the SPF problem in the model of Marino [16] and use the classic results
obtained for bistable elements to determine the solvability/impossibility border of the SPF problem for real
(physical) circuits.
The model of Marino considers circuits which process signals with both continuous value domain and
continuous time domain. Accordingly, we assume (normalized) signal voltages to be within [0, 1], and denote
by L0 = [0, l0] resp. L1 = [l1, 1], with 0 < l0 < l1 < 1, the signal ranges that are interpreted as logical 0 resp.
logical 1 by a circuit.
A physical circuit with a single input and a single output solves Short-Pulse Filtration (SPF), if it fulfills
the following requirements:
(i) If the input signal is constantly logical 0, then so is the output signal.
(ii) There exists an input signal such that the output signal attains logical 1 at some point in time.
(iii) There exists some fixed ε > 0 such that, if the output signal is not interpreted as logical 1 at two points
in time t and t′ with t′− t < ε, then it is not logical 1 at any time in between t and t′. Informally, this
condition prohibits output signals that may be interpreted as pulses (see Section 3.5) with a duration
less than ε.
A physical circuit solves bounded SPF if additionally:
(iv) There exists a time T such that, if the input signal switches to logical 1 by time t, then the output
signal value is either logical 0 or logical 1 at time t + T and remains logical 0 respectively logical 1
thereafter.
We will next argue why there is no physical circuit that solves bounded SPF, but that there are physical
circuits solving unbounded SPF.
3
2.1 Impossibility of Bounded SPF
The proof is by reduction to the non-existence of a physical bistable storage element that stabilizes within
bounded time in the model of Marino. A single-input bistable element is a physical circuit with a single
input and a single output that fulfills properties (i) and (ii) of SPF as well as:
(iii’) If the output is logical 1 at some time t, it also remains logical 1 at all times larger than t.
For a single-input bistable element stabilizing within bounded time, additionally (iv) has to hold.
The following Corollary 1, which proves the non-existence of a single-input bistable element that stabilizes
within bounded time, follows immediately from Theorem 3 in [16].
Corollary 1. There is no single-input bistable element stabilizing within bounded time.
Now assume, for the sake of a contradiction, that there existed a physical circuit solving bounded SPF
and consider the circuit shown in Fig. 2, with the NOR’s initial output equal to 1 and the inverter’s initial
output equal to 0 at time t = 0.
NORSPFi
o
Figure 2: Building a bistable storage element from a circuit solving SPF
It is not difficult to prove that this circuit implements a single-input bistable element stabilizing within
bounded time: In case the input signal i is always logical 0, the SPF’s output signal will always be logical 0
due to property (i) of the SPF. Thus the circuit shown in Fig. 2 will always drive a logical 0 at its output,
which confirms property (i) for the bistable element.
Now let u be an input pulse that makes the SPF circuit produce a logical 1 at its output. Letting t′
be the first time the SPF circuit drives a logical 1 at its output, its output must remain logical 1 within
[t′, t′+ ε] for some ε > 0 due to property (iii) of the SPF. Assuming that the signal propagation delay of the
NOR gate and the inverter is short enough for the inverter’s output to reach a logical 1 before time t′ + ε,
the NOR gate will subsequently drive a logical 0 on its output forever, irrespective of the output of the SPF
circuit. The circuit’s output signal o will hence continuously remain logical 1 once it switched to logical 1,
which also confirms properties (ii) and (iii’) of the bistable element.
Due to the use of a circuit solving bounded SPF in the compound circuit, we further obtain that there
exists some T > 0 such that, for any input pulse u′ that switches to logical 1 by time t, the circuit shown
in Fig. 2 produces a logical 1 by time t + T , a contradiction to the non-existence of a single-input bistable
element stabilizing in bounded time. We hence obtain:
Theorem 1. No physical circuit solves bounded SPF.
2.2 Possibility of Unbounded SPF
To show the existence of a circuit solving unbounded SPF, we make use of a circuit known as a metastability
filter (see, e.g., [14, p. 40]). According to Marino [16], pulses of arbitrary length may drive the internal state
of every storage loop (including the one shown in Fig. 2) into a metastable region for an unbounded time. A
circuit may hence produce an output signal within some region of metastable output values [v−M , v
+
M ] ⊂ [0, 1]
during an unbounded time, where the values v−M , and v
+
M depend on technology parameters. However, since
it is possible to compute safe bounds V −M , and V
+
M such that [v
−
M , v
+
M ] ⊂ [V −M , V +M ] ⊂ [0, 1], a continuously
valid output signal can be produced by means of a subsequent high-threshold buffer: By connecting the
output o of Fig. 2, ignoring the SPF block, to the input of a (high-threshold) buffer, which maps input signal
values within [0, B−M ] to output signal values that are logical 0, and input values within [B
+
M , 1] to output
values that are logical 1, where V +M < B
−
M , we obtain a physical circuit that solves (unbounded) SPF. Hence:
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Theorem 2. There is a physical circuit that solves SPF.
3 Binary System Model
3.1 Signals, Events
We consider a binary valued signal model with continuous time, i.e., signal values are from B = {0, 1} and
they evolve over time T = [0,∞).
A signal is a function T → B that does not change an infinite number of times during a finite time
interval and that already has its new value at a time instant of a value transition.1
A signal transition is modeled by an event. Formally an event is a pair e = (t, x) in (T ∪ {−∞})× B.
We call t the event’s time and x the event’s value. We use “virtual events” at t = −∞ to simplify notation
when specifying initial values of channels. An event list is a (finite or infinite) sequence of events.
To every signal, there corresponds an event list (en) = (tn, xn) with the following properties:
S1) There is always an initial event at time −∞.
S2) The sequence (tn) of event times is strictly increasing and discrete.
S3) Values are alternating: xn 6= xn+1
Conversely, every such event list corresponds to a unique signal.
3.2 Channels, Constant-Delay Channels
A channel c is a function mapping an input signal s to an output signal c(s).
The simplest class of channels is the class of (positive) constant-delay channels. A constant-delay channel c
with delay parameter δ > 0 and initial value x ∈ B produces at its output the input signal delayed by δ, i.e.,
c(s)(t) =
{
x if t < δ
s(t− δ) if t ≥ δ . (1)
Note that a physical realization of a constant-delay channel with initial value x requires a multiplexer,
which supplies the constant-delay channel’s input with the initial value x during (−∞, 0) and switches to
the actual input s at reset time 0.
3.3 Circuits
Circuits are obtained by interconnecting a set of input ports and a set of output ports, forming the external
interface of a circuit, and a set of combinational gates via channels. We constrain the way components are
interconnected in a natural way, by requiring that input ports are attached to one or more channel inputs
only (C4), and that both output ports and gate inputs are attached to just one channel’s output (C5, C6);
the latter prevents channel outputs driving against each other.
Formally, a circuit is a tuple C = (G, I,O, c, n), where
C1) G is a directed graph whose vertex set can be partitioned as I ∪O ∪B.
C2) Every vertex b in B ((Boolean) gate) is assigned a Boolean function Bdb → B, where db is the in-degree,
i.e., the number of incoming neighbors, of b. By a slight abuse of notation, b also denotes the Boolean
function assigned to b.
1The requirement that a signal already has its new value when changing values is merely a convention. On the other hand,
the requirement that it only changes a finite number of times during a finite time interval is fundamental to our model and,
thus, our results.
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C3) c is a function that maps every edge (u, v) in G to its corresponding channel cu,v.
C4) Every vertex v ∈ I (input ports) has in-degree dv = 0.
C5) Every vertex v ∈ O (output ports) has in-degree dv = 1.
C6) n is a function that maps every vertex v in G to a linearly ordered subset nv = {v1, . . . , vdv} of its
in-neighbor vertices in G, i.e., where edge (vi, v) for i = 1 up to v’s in-degree dv is in G.
Note that there are also zero-input Boolean gates 0 and 1 that represent constant signal values 0 and 1.
3.4 Executions
An execution of circuit C is an assignment of signals to vertices that respects the channel functions and
Boolean gate functions.
Formally, an execution of circuit C is a collection of signals sv for all vertices v of C such that the
following properties hold: If i is an input port, then there are no restrictions on si. If o is an output port,
then so = cv,o(sv) where v is the unique incoming neighbor of o and cv,o the channel representing edge (v, o).
Let now b be a Boolean gate with d incoming neighbors v1, v2, . . . , vd, ordered according to nb. We then apply,
for each incoming edge (vk, b), the channel cvk,b to signal svk and check that the signal value sb(t) is the gate’s
Boolean combination of these incoming signals at time t. That is, sb(t) = b
(
cv1,b(sv1)(t) , . . . , cvd,b(svd)(t)
)
for all t ∈ T .
Not all circuits necessarily do have executions. For example, the circuit comprising a single inverter gate
whose output is fed back to its input via the “mirror channel” c with c(s) = s for all signals s does not have
an execution. Whenever we introduce a circuit for a possibility result, we will thus make sure that it allows
for a unique execution once the input signals are fixed. In case of constant-delay channels, this is always the
case (see Lemma 2).
3.5 Short-Pulse Filtration
A pulse p of length ∆ > 0 at time T is a signal of the form
p(t) =
{
0 if t < T or t ≥ T +∆
1 if T ≤ t < T +∆ . (2)
A signal contains a pulse of length ∆ > 0 at time T if its event list contains the two consecutive events
(T, 1) and (T +∆, 0).
A circuit solves Short-Pulse Filtration (SPF) if it fulfills the following conditions:
F1) It has exactly one input port i and exactly one output port o.
F2) For every pulse p, there exists an execution that has p as the input signal (i.e., si = p). (Well-formedness)
F3) In all executions, if the input signal is constant zero, then so is the output signal. (No generation)
F4) There exist a pulse p such that, in all executions with p as the input signal, the output signal is not the
constant zero signal. (Nontriviality)
F5) There exists an ε > 0 such that, in all executions, the output signal does not contain a pulse of length
less than ε. (No short pulses)
A circuit solves bounded SPF if additionally the following condition holds:
F6) There exists a K > 0 such that, in all executions with a pulse as the input signal whose last event is
at time T , the output signal does not change anymore after time T +K. (Bounded stabilization time)
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A circuit solves eventual SPF if conditions (F1)–(F4) and the following condition hold:
F5e) There exists an ε > 0 and a K > 0 such that, in all executions with a pulse at time T as the input
signal, the output signal does not contain a pulse of length less than ε after time T +K. (Eventually
no short pulses)
4 Unsolvability of Short-Pulse Filtration with Constant-Delay Chan-
nels
In this section, we show that no circuit whose channels are all positive constant-delay channels solves SPF.
The idea of the proof is to exploit the fact that the value of the output signal of the circuit at each time t
only depends on a finite number of values of the input signal at times t′ between 0 and t.
Calling each such time t′ a measure point for time t, we show that indeed only a finite number of measure
points exists for time t, i.e., the circuit cannot distinguish two different input signals that do not differ in
the input signal values at the measure points for time t: For both such input signals, the output signal must
have the same value at time t. Combining that indistinguishability result with a shifting argument of the
input signal allows us to construct an arbitrary short pulse at the output of the circuit, a contradiction to
property (F5) of Short-Pulse Filtration.
4.1 Dependence Graphs
For each constant-delay circuit with a single input port and a single output port, we introduce its dependence
graph, which describes the way the output signals may depend on the input signals.
Let C = (G, I,O, c,m) be a circuit with constant-delay channels, a single input port i, and a single
output port o. For every channel cu,v of C, denote by δ(u, v) its delay parameter δ and by x(u, v) its initial
value. The dependence graph DG(t) of C at time t is a directed graph with vertices (v, τ), where v is a
vertex in G and τ a time. It is defined as follows:
• The pair (o, 0) is a vertex of DG(t).
• If (v, τ) is a vertex of DG(t) and (u, v) is an edge in G such that τ + δ(u, v) ≤ t, then the pair(
u, τ + δ(u, v)
)
is also a vertex of DG(t) and there is an edge in DG(t) from
(
u, τ + δ(u, v)
)
to (v, τ).
• If (v, τ) is a vertex of DG(t) and (u, v) is an edge in G such that τ + δ(u, v) > t, then cu,v’s initial
value x(u, v) is a vertex of DG(t) and there is an edge in DG(t) from x(u, v) to (v, τ).
Because all δ(u, v) are strictly positive, the dependence graphs are finite and acyclic. A vertex of DG(t)
without incoming neighbors is a leaf, all others intermediate vertices. A vertex of the form (i, τ), with i ∈ I,
is an input leaf and we call the time t − τ the corresponding measure point for time t. If DG(t) = DG(t˜),
then the measure points for t are exactly the measure points for t˜ shifted by the difference t− t˜. All leaves
of DG(t) are either input leaves or elements of B (initial values of channels).
OR
δ = 1
x = 0
i
δ = 2
x = 0
δ = 1
x = 0
o
Figure 3: Example circuit
(o, 0)
(OR, 1)
(OR, 3)
(i, 2)
(OR, 5)
(i, 4)
0
(i, 6)
Figure 4: Example dependence graph DG(6)
As an example, consider the circuit shown in Fig. 3. The dependence graph DG(6) is shown in Fig. 4.
Leaves are depicted as filled nodes, while intermediate nodes are empty. From the construction of the graph,
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we immediately see that in each execution the output signal value so(6) only depends on the (input) signal
values si(4), si(2), and si(0). Thus, in particular, so(6) is the same for both input signals depicted in Fig. 5.
si(t)
t
0 1 2 3 4 5 6
(i, 6)
(i, 4)
(i, 2)
si(t)
t
0 1 2 3 4 5 6
(i, 6)
(i, 4)
(i, 2)
Figure 5: Input pulses with measure points (×), labeled with the corresponding input leaf names.
Generalizing the observations from the example, we thus observe:
Lemma 1. The value of the output signal at time t only depends on the values of the input signal at the
measure points for time t, according to DG(t).
Furthermore, if DG(t) = DG(t˜) and the values of input signals si and s˜i coincide at the respective
measure points for t and t˜, then the respective output signals fulfill so(t) = s˜o(t˜).
Proof. For a path π in G, denote by δ(π) the sum of delays δ(u, v) over all edges (u, v) of π. For every
vertex v of G and every time t ∈ T , let P(→ y, t) be the set of maximum length paths π ending in v such
that δ(π) ≤ t.
It is clear, by iterating Eq. (1), that the value of sv(t) is uniquely determined by the collection of
values su
(
t− δ(π)) where u is the start vertex of π ∈ P(→ v, t). Moreover, by maximality of π, if u 6= i, then
su
(
t − δ(π)) only depends on the initial values of channels of incoming edges to u. Hence sv(t) is uniquely
determined by the collection of values si
(
t− δ(π)) where π ∈ P(→ y, t) starts at i. This holds in particular
for v = o.
This lemma has as an immediate conseqeuence our remark at the end of Section 3.4:
Lemma 2. If C is a circuit with only constant-delay channels, then for all assignments of input signals (si)i∈I
there exists a unique execution of C extending this assignment.
Due to the fact that there are only finitely many measure points for a given time t, they are discrete and
hence there is always a small margin until a new measure point appears:
Lemma 3. For every t ∈ T , there exists an ε > 0 such that DG(t) = DG(t+ ε′) for all 0 ≤ ε′ ≤ ε.
Proof. Let ε > 0 be strictly smaller than all positive values of the form δ(u, v) + τ − t where (v, τ) is an
intermediate vertex of DG(t) and (u, v) is an edge in G. If no such intermediate vertex or edge exists,
choose ε > 0 arbitrarily.
Let (v, τ) be an intermediate vertex of DG(t) and (u, v) be an edge in G. If t + ε − τ < δ(u, v), then
clearly t− τ < δ(u, v), because ε > 0. On the other hand, if t− τ < δ(u, v), then δ(u, v) + τ − t is positive
and hence δ(u, v) > t + ε − τ by choice of ε. Thus, the conditions t − τ < δ(u, v) and t + ε − τ < δ(u, v)
are equivalent. This shows that the two dependence graphs DG(t) and DG(t+ ε) and hence all dependence
graphs in between are equal.
4.2 Unsolvability Proof
Assume by contradiction that C solves SPF. By the nontriviality property (F4), there exists an input pulse
such that the corresponding output signal is non-zero, i.e., there exists an input pulse of some length and a
time t such that the corresponding output signal’s value at time t is 1.
By Lemma 3, there exists an ε > 0 such that DG(t) = DG(t+ ε). We may choose ε arbitrarily small, in
particular strictly smaller than all differences of distinct measure points for time t.
Clearly, DG(t˜) = DG(t) for all times t˜ between t and t + ε, in particular, for t˜ = t+ ε/2. Denote by ∆
the infimum of input pulse lengths (where all pulses start at the same time) such that the corresponding
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p(t)
t
S T
p
p+
p˜+
ε ε
Figure 6: Input pulse p, together with its derived pulses p+ and p˜+, and measure points for time t˜.
output signal’s value at time t˜ is 1. This infimum is finite by the choice of t and t˜. There hence exists an
input pulse p with the above property of length at most ∆ + ε/4. We show that its corresponding output
signal sp contains a pulse of length strictly less than ε, in contradiction to the no short pulses property (F5).
Denote by S the time of p’s upwards and by T the time of p’s downwards transition. Now let p+ be
the pulse whose upwards transition is at time S and whose downwards transition is at time T − ε/2. If
S ≥ T −ε/2, then let p+ be the zero signal instead. The length of p+ is either strictly less than ∆ or it is the
zero signal. Hence, by the definition of the no-generation property (F3), its corresponding output signal’s
value at time t˜ is 0. This implies that there exists a measure point for time t˜ within [T − ε/2, T ), because p
and p+ coincide everywhere else (see marked measure point on the right in Fig. 6).
Because we chose ε to be smaller than all differences of distinct measure points for time t (and hence also
for time t˜), we see that there is no measure point for t˜ in the interval [T, T + ε/2).
Likewise, by defining p− as the pulse with upwards transition at time S + ε/2 and downwards transition
at time T , we infer that there is one measure point for time t˜ in the interval [S, S + ε/2) and there is no
measure point for t˜ in the interval [S − ε/2, S) (see Fig. 6).
Now consider the pulse p˜+ generated by shifting pulse p into the past by ε/2, i.e., p˜+’s upwards transition
is at time S − ε/2 and its downwards transition is at T − ε/2. Because p˜+ coincides with p+ at all measure
points for t˜, the output signal sp˜+ corresponding to p˜+ has value 0 at time t˜. Because DG(t˜) = DG(t˜+ ε/2),
the second part of Lemma 1 shows that sp˜+(t˜+ ε/2) = 0.
Likewise, by considering p shifted into the future by ε/2, we see that also sp˜+(t˜− ε/2) = 0. But because
sp(t˜) = 1, this shows that the output signal sp contains a pulse of length strictly less than ε. Since ε can be
chosen arbitrarily small, this concludes the proof.
5 Bounded Single-History Channels
This section formally introduces the notion of bounded single-history channels in the binary circuit model.
They are a generalization of constant-delay channels that cover all existing channel models for binary circuit
models we are aware of.
Intuitively, a bounded single-history channel propagates each event, occurring at time t, of the input
signal to an event at the output happening after some bounded output-to-input delay δ(T ), which depends
on the input-to-previous-output delay T = t−t′. Note that T is positive if the channel delay is short compared
to the input signal transition times, and negative otherwise. Fig. 7 illustrates this relation and the involved
delays. In case FIFO order would be invalidated, i.e., t+ δ(T ) ≤ t′, such that the next output event would
not occur after the previous one, both events annihilate.
There exist two variants of bounded single-history channels in the literature, depending on whether the
time of an annihilated event is remembered or not. We dub these two variants forgetful and non-forgetful
bounded single-history channels, which we both formally define below. At the end of this section, we give a
list of channel models that are special cases of our definition of bounded single-history channels.
Formally, a bounded single-history channel c is characterized by an initial value x ∈ B, a nondecreasing
delay function δ : R → R such that δ(∞) = limT→∞ δ(T ) is finite and positive, and the fact whether it is
forgetful or not. In the rest of the paper, we will drop the qualifier “bounded” when referring to bounded
single-history channels. We detail the channel behavior in the next two subsections.
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Figure 7: Input/output signal of a bounded single-history channel, involving the input-to-previous-output
delay T and the resulting output-to-input delay δ(T ).
5.1 Forgetful Single-History Channels
This class of channels includes the classical inertial delay channels as used, for example, in VHDL simula-
tors [1].
Their behavior is defined by the following algorithm: Let s be a signal. In case the channel’s initial
value x is equal to the initial value of s, or there is an event at time 0 in the event list of s, let the channel’s
input list
(
(tn, xn)
)
n
be the event list of s. Otherwise, let the channel’s input list be the event list of s with
an additional event at time 0 and value equal to the initial value of s. The algorithm iterates the input list
and updates the output list, which will define the channel’s output signal c(s).
Initially, let (−∞, x) be the sole element of the output list. In its nth iteration the algorithm considers
input event (tn, xn) and modifies the output list accordingly:
1. Denote by (t′n, x
′
n) the last event in the output list. If xn = x
′
n, then input event (tn, xn) has no effect:
Proceed to the (n+ 1)th iteration.
2. Otherwise, let Tn = tn − t′n be the difference of input and previous-output event times.2
If tn + δ(Tn) > t
′
n, then add the event
(
tn + δ(Tn), xn
)
to the output list.
If tn + δ(Tn) ≤ t′n, then delete the event (t′n, x′n) from the output list.
Note that the output sequence’s first event is always (−∞, x), all other events have positive times (since
δ(∞) > 0), its sequence of event times is strictly increasing, and its sequence of values is alternating.
If the input list is finite, the algorithm halts. If not, the output sequence nonetheless stabilizes in the
sense that, for every time t, there exists some N such that all iterations with n ≥ N make no changes to
the output sequence at times ≤ t. The next lemma (Lemma 4) proves this property and makes the limit
output list as n tends to infinity well-defined. So, even if the input list is infinite, there exists a well-defined
(infinite) output list S that is the result of the described algorithm. The channel’s output signal c(s) is then
defined by event list S:
Definition 1. For input signal s, the output signal c(s) of the forgetful single-history channel c is the signal
whose event list is the list S as defined by the above algorithm.
Lemma 4. Denote by Sn the output list after the nth iteration of the forgetful channel algorithm, and by
Sn|t its restriction to the events at times at most t. For all t there exists an N such that Sn|t is constant
for all n ≥ N .
Proof. The lemma is trivial if the input list is finite, so we assume it to be infinite.
Because the sequence of input event times (tn) tends to infinity, there exists an N such that
tN ≥ max
(
t , t− δ(−δ(∞))) . (3)
We show by induction that Sn|t = SN |t for all n ≥ N . This is trivial for n = N , so let n > N . Then tn > tN .
2Note that Tn = ∞ is possible. In this case δ(Tn) = δ(∞) = limT→∞ δ(T ), which is finite by assumption.
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Let (t′n, x
′
n) be the last element in Sn−1, and Tn = tn − t′n. The case xn = x′n is trivial, so let xn 6= x′n.
We distinguish two cases, depending on whether δ(Tn) > −Tn or not:
Case 1: δ(Tn) > −Tn. Because δ is nondecreasing, δ(Tn) ≤ δ(∞), and hence Tn > −δ(∞) and also
δ(Tn) ≥ δ(−δ(∞)). This implies tn + δ(Tn) > tN + δ(−δ(∞)) ≥ t by using (3). Hence Sn|t = Sn−1|t = SN |t
by the induction hypothesis.
Case 2: δ(Tn) ≤ −Tn. We show that t′n > t by contradiction: Let t′n ≤ t. Then Tn = tn− t′n > tN− t ≥ 0,
by using (3). From δ(∞) > 0, we thus obtain Tn > −δ(∞). Hence δ(Tn) ≥ δ(−δ(∞)) by monotonicity
of δ. By assumption, δ(−δ(∞)) ≤ δ(Tn) ≤ −Tn = t′n − tn, which implies tn ≤ t′n − δ(−δ(∞)), i.e.,
tN < t− δ(−δ(∞)). This is a contradiction to (3), which shows that t′n > t. Hence Sn|t = Sn−1|t = SN |t by
the induction hypothesis.
5.2 Non-Forgetful Single-History Channels
The PID channel introduced by Bellido-Dı´az et al. [3] is not covered by the above forgetful single-history
channels, since it has been designed to reasonably match analog RC waveforms: Analog signals like expo-
nential functions do not “forget” sub-threshold pulses. Hence, they cannot be modeled via delay functions
δ(T ) that depend on the input-to-previous output delay T . To also cover the PID model, we hence introduce
non-forgetful single-history channels, the delay function of which may also depend on the last annihilated
event.
The output-eventlist generation algorithm for non-forgetful channels thus maintains an additional vari-
able r, which, in each iteration, contains the time of the potential output event considered in the last iteration.
Note that this approach was already used in the PID-channel-model by Bellido-Dı´az et al. [3, Fig. 13]. Simi-
lar to the forgetful case, it determines the output signal c(s) of a non-forgetful single-history channel c, given
input signal s with input event list
(
(tn, xn)
)
n
as follows:
Initially, the output list contains the sole element (−∞, x) and r = r−1 = −∞. In its nth iteration, the
algorithm considers input event (tn, xn) and modifies the output list accordingly:
1. Denote by (t′n, x
′
n) the last event in the output list. If xn = x
′
n, then input event (tn, xn) has no effect:
Proceed to the (n+ 1)th iteration.
2. Otherwise, let Tn = tn − rn−1 be the difference of input and most recent potential output event times
and set rn = tn + δ(Tn).
If tn + δ(Tn) > rn−1, then add the event
(
tn + δ(Tn), xn
)
to the output list.
If tn + δ(Tn) ≤ rn−1, then delete the event (t′n, x′n) from the output list.
We first show that if event (t′n, x
′
n) is deleted in the nth iteration, then rn−1 = t
′
n.
Proof. Assume by contradiction that this is not the case, and let n be the first iteration where the statement
is violated. Then it must hold that n ≥ 2, as in iteration n− 2 some event (τ, xn−2) must have been added
to the output list that was deleted in iteration n− 1, due to τ ′ = tn−1 + δ(Tn−1) ≤ rn−2 = τ . Furthermore,
in iteration n, our assumption of deleting some event with a time different from rn−1 = τ
′ implies τ ′′ =
tn + δ(Tn) ≤ τ ′. However, from tn−1 < tn, τ ≥ τ ′ and monotonicity of δ, tn−1 + δ(tn−1 − τ) < t+ δ(t− τ ′),
i.e., τ ′ < τ ′′, which provides the required contradiction.
Thus, an event is either deleted in the next iteration, or never deleted. The output sequence’s first
event (−∞, x) is obviously never deleted.
By analogous arguments, one can show that the sequence of event times is strictly increasing, with an
alternating sequence of values. Unlike in the case of forgetful channels, however, the eventlist generation
algorithm may produce events with finite negative times that will be removed from the final output. In case
the input list is finite, the algorithm clearly halts. If not, we again have the same stabilization property as
for forgetful single-history channels, which we will provide in Lemma 5 below. Thus the algorithm’s final
output list S is again well-defined and we can define:
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Definition 2. For input signal s, the output signal c(s) of the forgetful single-history channel c is the signal
whose event list is the list S as defined by the above algorithm. after deleting all events with finite negative
times and the first non-negative time event if its value is equal to the channel’s initial value x.
Lemma 5. Denote by Sn the output list after the n-th iteration of the forgetful channel algorithm, and by
Sn|t its restriction to the events at times at most t. For all t, there exists an N such that Sn|t is constant
for all n ≥ N .
Proof. The lemma follows from the fact that an event can only be deleted one iteration after it was added
to the output list, and the fact that in each iteration n, Tn > −δ(∞) and thus tn + δ(Tn) is lower bounded
by tn + limt→0+ δ(−δ(∞) + t).
5.3 Examples of Single-History Channels
Below, we summarize how the existing binary-value models are mapped to our single-history channels:
1) A classic pure-delay channel is a single-history channel whose delay function δ is constant and positive.
The behavior of a pure-delay channel does not depend on whether it is forgetful or not.
2) An inertial channel is a forgetful single-history channel whose delay function δ is of the form
δ(T ) =
{
δ0 if T > T0
−T0 if T ≤ T0
for parameters δ0 > 0 and T0 > −δ0. An inertial channel filters an incoming pulse if and only if its pulse
length is less or equal to T0 + δ0; otherwise, it is forwarded with delay δ0.
3) The PID-channels of Bellido-Dı´az et al. [3] are non-forgetful with delay function
δ(T ) = tp0 ·
(
1− e−(T−T0)/τ
)
(4)
for certain (measured) positive parameters tp0, τ , and T0. Note that δ(T0) = 0, limt→∞ δ(T ) = tp0, and
dδ(T )
dT |T=0 = tp0/τ here.
6 Bounded Short-Pulse Filtration with One Non-Constant Delay
Channel
In this section we prove that bounded SPF is solvable as soon as there is a single non-constant-delay single-
history channel available. More specifically, we show that, given a single-history channel with non-constant
delay, there exists a circuit that uses only constant-delay channels apart from the given non-constant channel
that solves bounded SPF. Different circuits, and hence proofs, are used in for different types of channels.
For a single-history channel with delay function δ, let δ∞ = δ(∞) = limt→∞ δ(t) with 0 < δ∞ <∞. The
right limit of δ at −δ∞ is denoted by δinf = limt→0+ δ(−δ∞ + t); note that δinf = −∞ is allowed here.
In the rest of this section, let c∗ be a single-history channel that is not a constant-delay channel as defined
in Section 3.2. This is equivalent to saying that its delay function δ is non-constant for T > −δ∞, because
Tn > −δ∞ in every step of the channel algorithm:
Lemma 6. A single-history channel with delay function δ is a constant-delay channel if and only if δ is
constant in the open interval (−δ∞,∞).
Note that δinf < δ∞ in case of a non-constant delay channel. From the fact that −δ∞ < Tn ≤ ∞ in every
step of the channel algorithm, we also obtain:
Lemma 7. All events in the event list of a single-history channel’s input signal are delayed by times within
[δinf , δ∞].
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Figure 8: Circuit Cff .
6.1 Forgetful Channels
In this subsection, assume that c∗ is forgetful. Consider circuit Cff depicted in Fig. 8, which contains
channel c∗ as well as two constant-delay channels. For the moment assume that the initial value of c∗ is 0.
We will show at the end of this subsection that bounded SPF is also solvable with c∗ if its initial value is 1.
It remains to describe how to choose delay parameter ε > 0. We will show in the following that for each
non-constant-delay forgetful single-history channel c there exists a γ(c) > 0 such that c(s) is the zero signal
whenever s is a pulse of length less than γ(c). More generally we will show that, if signal s does not contain
pulses of length greater or equal to γ(c), then c(s) is the zero signal. We then choose 0 < ε < γ(c∗) for the
delay parameter ε in circuit Cff .
If the input signal of circuit Cff is a pulse of length at least ε, then the signal sOR at the OR gate is
eventually stable 1 because of the ε-delay feedback loop, and hence the circuit’s output signal is eventually
stable 1. If the circuit’s input signal is a pulse of length ∆ < ε, then sOR only contains pulses of length ∆ <
γ(c∗), from which it follows that the circuit’s output signal is zero.
Let δ be the delay function of a single-history channel c. We define:
γ(c) = inf
{
∆ > 0 | ∆− δ∞ + δ
(
∆− δ∞
)
> 0
}
(5)
We will prove γ(c∗) > 0 in Lemma 9. Before characterizing the non-constant-delay channels as those c
with γ(c) > 0, we need a preliminary lemma on pulse-filtration properties of non-constant-delay channels.
Lemma 8. Let c be a non-constant-delay single-history channel with initial value 0. If s is a pulse of length
less than γ(c), then c(s) is zero.
Proof. The event list of s consists of two events (S, 1) and (T, 0), possibly preceded by an additional
event (0, 0), depending on whether S = 0 or S > 0. Because the initial value of c is 0, we may assume
without loss of generality that the sequence consists of only these two events.
After iteration n = 0 of the channel-defining algorithm, the output list is equal to
(
(−∞, 0), (S+ δ∞, 1)
)
.
Hence, in iteration n = 1,
T1 = T − S − δ∞ < γ(c)− δ∞ ,
i.e., T1 + δ∞ < γ(c). By definition of γ(c), this implies
(T1 + δ∞)− δ∞ + δ((T1 + δ∞)− δ∞) ≤ 0 ,
and thus T1 + δ(T1) ≤ 0. Thus, the event (S + δ∞, 1) gets removed from the output list and the output
signal is the constant-zero signal.
Lemma 9. Let c be a single-history channel with initial value 0. The following statements are equivalent:
1. c is not a constant-delay channel.
2. There exist a pulse s such that c(s) is the zero signal.
3. γ(c) > 0
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Proof. Let δ be the delay function of c. If s is a pulse of length ∆, then c(s) is zero if and only if
∆− δ∞ + δ
(
∆− δ∞
) ≤ 0 .
This implies γ(c) ≥ ∆ and hence establishes the equivalence of (2) and (3). If we can show that c is not a
constant-delay channel if and only if
∃ε > 0 : δ(−δ∞ + ε) ≤ δ∞ − ε , (6)
then we can choose ∆ = ε, concluding the proof.
The sufficiency of Eq. (6) for c not being a constant-delay channel is immediate. To prove the necessity
of Eq. (6), assume that c is not a constant-delay channel. Then there exist β, β′ > 0 such that δ(β − δ∞) <
δ(β′ − δ∞) and since δ is nondecreasing, δ(β − δ∞) < δ∞. Thus, there exists a z > 0, such that,
δ(β − δ∞) ≤ δ∞ − z . (7)
There are two cases for z: If β ≤ z, we obtain from Eq. (7) that δ(β − δ∞) ≤ δ∞ − β. Choosing ε = β
shows that Eq. (6) holds. Otherwise, i.e., if β > z, we obtain from Eq. (7) and the fact that δ is nondecreasing
δ(z − δ∞) ≤ δ(β − δ∞) ≤ δ∞ − z .
Choosing ε = z shows that Eq. (6) holds.
Note that, while Lemmas 8 and 9 hold for both forgetful and non-forgetful single-history channels, the
following lemma does fundamentally not hold for arbitrary non-forgetful channels.
Lemma 10. Let c be a non-constant-delay forgetful single-history channel with initial value 0. Let s be a
signal that does not contain pulses of length greater or equal to γ(c) and that is not eventually equal to 1.
Then c(s) is the zero signal.
Proof. The lemma is proved by inductively repeating the proof of Lemma 8 for all pulses contained in s.
Lemma 11. Circuit Cff solves bounded SPF.
Proof. We first note that, given an input signal, there is a unique execution for circuit Cff according to
Lemma 2, because the sole non-constant channel c∗ is not part of a feedback loop.
The well-formedness properties (F1) and (F2) of SPF are hence fulfilled. The non-generation property
(F3) is also obvious.
If the input signal is a pulse of length at least ε, then sOR(t) = 1 for all t ≥ S + 1, and hence so(t) = 1
for all t ≥ S + 1 + δ∗(∞). In particular, this shows the nontriviality property (F4).
If the input signal is a pulse of length less than ε, then sOR(t) only contains pulses of lengths less than ε,
hence less than γ(c∗) by the choice of ε. By Lemma 10, the output signal is zero in this case. This, together
with the above, shows (F5) and (F6).
It remains to show that assuming c∗ to have initial value 0 is is not restricting: If its initial value is 1
we modify circuit Cff by adding an inverter before and after channel c
∗. A proof analogous to Lemma 11’s
yields:
Theorem 3. Let c∗ be a non-constant-delay forgetful single-history channel. Then there exists a circuit
solving bounded SPF whose channels are either constant-delay channels or c∗.
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6.2 Non-Forgetful Channels
Theorem 4 reveals that a single non-constant-delay non-forgetful single-history channel c∗ (with initial value
0) also allows to solve bounded SPF:
Theorem 4. Let c∗ be a non-constant-delay non-forgetful single history channel with initial value 0. Then
there exists a circuit solving SPF whose channels are all either constant-delay channels or c∗.
Let δ be the delay function of c∗. Recall from Lemma 6 that δinf < δ∞, since δ is non-decreasing and not
constant. We distinguish three cases for function δ with respect to its behavior at −δinf .
1. There exists a t > −δinf such that δ(t) < δ∞.
2. δ(t) = δ∞ for all t > −δinf , and
2.1 δ is continuous at −δinf , i.e., at −δinf its left limit limt→0− δ(−δinf + t) equals its right limit δ∞.
2.2 δ is non-continuous at −δinf , i.e., δ− = limt→0− δ(−δinf + t) < δ∞.
For Cases 1 and 2.1, we show that circuit CNF depicted in Fig. 11 solves bounded SPF. All its clocksCLKA/C/F
produce a signal with period A + B + C +D, where parameters A to D are chosen later on in accordance
with δ. Let τk = k(A + B + C + D) denote the beginning of the k-th round, for k ≥ 0. Clock CLKC
is designed such that its output signal is 0 during [τk, τk + A + B) ∪ [τk + A + B + C, τk+1) and 1 during
[τk + A + B, τk + A+ B + C). Such a clock can easily be built from constant-delay channels and inverters
only. Clock CLKA’s output signal is 1 during [τk, τk + A) and 0 during [τk + A, τk+1). The output signal
of CLKF is 0 during [τk, τk + E) ∪ [τk + E + F, τk+1) and 1 during [τk + E, τk + E + F ). Again, E and F
are chosen later on in accordance with δ.
Abbreviating tk = τk + 2, we observe that circuit CNF generates a signal sOR at the input of channel c
∗,
which is the OR of two subsignals that consist of four phases within time [tk, tk+1), k ≥ 0 (i.e., per round):
Phase A (of round k) denotes the interval of times [tk, tk+A), phase B the interval [tk+A, tk+A+B), phase C
the interval [tk +A+B, tk +A+B + C) and phase D the interval [tk +A+B + C, tk +A+ B + C +D).
The value of sOR is 1 during phase A, and 0 during phases B and D. During phase C it is either 0 or
contains a pulse, depending on signal i. Analogously, we define output phase F (of round k) as the interval
of times [tk + E, tk + E + F ). Note that phase E and F of round k follow phase D of round k, and overlap
with phase A of round k + 1.
Informally, for Cases 1 and 2.1, circuit CNF solves bounded SPF according to the following reasoning:
Properties (F1) and (F2) trivially hold for circuit CNF. Clearly, if the circuit’s input signal is 0, then the
channel’s input signal sOR is 0 during phase C of all rounds k ≥ 0. Subsequently, we will prove that if this
is the case, then the channel’s output signal c∗(sOR) during phase F is 0 for all rounds k ≥ 0. Since phase F
is the only phase where o could possibly produce a non-0 output due to the AND gate, both (F3) and (F5)
follow. Property (F4) is implied by the fact that there exists an input signal i such that sOR contains a
pulse during phase C of some round k ≥ 0. We will prove below that if this is the case, then the channel’s
output signal is 1 during phase F of round k+ 1. Essentially, this follows from a reduced delay of the rising
transition at the end of phase D, caused by not forgetting the (cancelled) pulse in phase C. From this and
the fact that all delays are bounded, (F6) follows.
Case 1. In this case, we choose
(i) C > 0, D > 0 and 0 < ∆ < δ∞ such that δ(C +D − δinf) ≤ δ∞ − ∆. Such values for C, D and ∆
exist, because of the assumption of Case 1.
(ii) ε > 0, ε′ > 0 and C > 0 small enough such that δ∞ − ε′ ≥ δinf + ε+ C and ε′ < ∆/4.
(iii) C > 0 and ε′ > 0 small enough such that δ(C + ε′ − δ∞) ≤ δinf + ε.
(iv) A = B > max(ε′,∆, δ∞ − δinf) and large enough such that δ(A− δ∞) ≥ δ∞ − ε′.
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(v) E = δ∞ −∆ and F = ∆/2.
It is easy to check that Assumptions (i)–(v) are compatible with each other.
Figures 9 and 10 depict signal sOR in absence and presence of a pulse. We will first show that the
channel’s output signal c∗(sOR) has value 0 during output phase F of round 0.
Proof. The signal is depicted in Fig. 9: Signal sOR’s transition to value 1 at time t0 is delayed by c
∗
by δ0 = δ∞ > 0. Its next transition back to value 0 at time t0 + A is delayed by, say, δ1. Because of
Lemma 7, δ1 ≥ δinf . From this and Assumption (iv) on A,
A+ δ1 > (δ∞ − δinf) + δinf = δ0 .
It follows that output c∗(sOR)’s transition to 0 does not cancel c
∗(sOR)’s transition to 1 from before. All of
sOR’s following transitions occur at times at least t0+A+B, and by (iv), at times greater than t0+δ∞−δinf .
Since all these transitions are delayed by at least δinf time, none of them can cancel c
∗(sOR)’s transition to 1
at time t0 + δ∞ either. Since channel c
∗ has initial value 0, it follows that its output has value 0 during
[0, t0 + δ∞). Since
t0 + δ∞ > t0 + δ∞ −∆/2 = t0 + E + F ,
the channel’s output indeed has value 0 during output phase F of round 0.
We next show, for k ≥ 0, that if signal sOR does not contain a pulse within phase C of round k,
signal c∗(sOR) has value 0 during output phase F of round k + 1.
sOR(t)
t
tk A B C D A
c∗(sOR)(t)
t
tk A+B + C +D + E F
δ0 δ1 δ2
Figure 9: Case 1: Input and Output of channel c∗ in circuit CNF if phase C does not contain a pulse.
Proof. Assume the input signal sOR of channel c
∗ does not contain a pulse within phase C of round k. The
signal is depicted in Fig. 9.
Signal sOR’s transition to value 1 at time tk is delayed by c
∗ by δ0 ≤ δ∞.
There is no transition of sOR before sOR’s transition back to value 0 at time tk +A. Let δ1 be its delay.
Because of (iv), and δ being non-decreasing, A+ δ1 > (δ∞ − δinf) + δinf . Thus, and because transitions are
delayed by at least δinf , none of the transitions from time tk +A on may cancel c
∗(sOR)’s transition to 1 at
time tk + δ0.
The transition of sOR to value 1 at time tk+1 = tk +A+B + C +D is delayed by δ2, where
δ2 = δ(B + C +D − δ1) ≥ δ(B − δ∞) ≥ δ∞ − ε′ , (8)
because of Assumption (iv). Together with (ii) this yields
δ2 > δ∞ −∆/4 . (9)
It will thus not occur at output c∗(sOR) before time tk+1 + δ∞ −∆/4, and thus, by (v), not before the end
of output phase F of round k + 1 at time tk+1 + δ∞ −∆/2.
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Furthermore, from (8) and (iv),
B + C +D + δ2 > δ∞ ≥ δ1 ,
because (iv) in particular implies B > ε′. It follows that output c∗(sOR)’s transition to 1 does not can-
cel c∗(sOR)’s transition to 0 at time tk + A+ δ1. All sOR’s subsequent transitions occur at earliest at time
tk+1 +A > tk+1 + δ∞ − δinf , by (iv) and the fact that they are delayed by at least δinf , hence cannot cancel
c∗(sOR)’s transition to 1 at time tk+1+δ2. Thus, c
∗(sOR) has value 0 during [tk+A+δ1, tk+1+δ2). Together
with (9), this implies that c∗(sOR)’s value is 0 during phase F of round k + 1.
We now show, for k ≥ 0, that if signal sOR contains a pulse within phase C of round k, signal c∗(sOR)
has value 1 during output phase F of round k + 1.
Proof. Assume the input signal sOR of channel c
∗ contains a pulse within phase C of round k. The signal is
depicted in Fig. 10.
Signal sOR’s transition to value 1 at time tk is delayed by δ0 ≤ δ∞. By the same arguments as in the
proof before, it is not canceled by any following transition.
Signal sOR’s transition to 0 at time tk+A is delayed by δ1. Since no further transition of sOR occurs before
time tk+A+B, and since B > δ∞−δinf , it follows that sOR’s transition to 0 is not canceled by any following
transition. The transition of sOR to 1 at time tk+A+u is delayed by δ2, where δ2 = δ(u− δ1) ≥ δ(B− δ∞),
since u ≥ B, δ1 ≤ δ∞ and δ is non-decreasing. Thus, by (iv),
δ2 ≥ δ∞ − ε′ . (10)
The transition of sOR back to value 0 at time tk +A+ u+ x is delayed by δ3, where
δ3 = δ(x− δ2) ≤ δ(C + ε′ − δ∞) , (11)
since x ≤ C, δ is non-decreasing, and by (10). By (iii),
δ3 ≤ δinf + ε . (12)
The pulse occurring during phase C is filtered out at the output c∗(sOR) of channel c
∗, since δ2 ≥ x + δ3:
The latter follows from (10), (ii) and (12), as δ2 ≥ δ∞ − ε′ ≥ δinf + ε+ C ≥ δ3.
The transition of sOR to value 1 at time tk+1 = tk + A + u + x + y is delayed by δ4, where δ4 =
δ(y − δ3) ≤ δ(C +D − δinf), since δ is non-decreasing and y ≤ C +D, δ(t) ≥ δinf for all t > −δ∞ such that
δ3 = δ(x− δ2) ≥ δinf . By Assumption (i), we may thus deduce δ4 ≤ δ∞ −∆. Since no further transition of
sOR occurs before time tk+1+A, and A > δ∞−δinf by Assumption (iv), c∗(sOR)’s transition at time tk+1+δ4
is not canceled by any later transition. Since A > δ∞ − δinf > E + F − δinf , by Assumptions (iv) and (v),
and the fact that a transition is delayed by at least time δinf , no other transition of c
∗(sOR) occurs during
(tk+1 + δ4, tk+1 + E + F ]. It follows that c
∗(sOR)’s value is 1 during phase F of round k + 1.
sOR(t)
t
tk A B C D A
u x y
c∗(sOR)(t)
t
tk A+B + C +D + E F
δ0 δ1 δ2 δ3 δ4
Figure 10: Case 1: Input and Output of channel c∗ in circuit CNF if phase C contains a pulse.
Case 2.1. In this case, we choose
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CLKC CLKF
c∗
δ = 1
x = 0
o
δ = 2
x = 0
δ = 2
x = 0
δ = 1
x = 0
i
δ = 1
x = 0
δ = 1
x = 0
Figure 11: Circuit CNF used in Cases 1 and 2.1.
AND
ORδ = 1
x = 0 δ = ε
x = 0
δ = 1
x = 0
o
δ = 1
x = 0
δ=1+ε′
x = 0
c∗
i
ε′ = max(0, δ− − δinf) 0 < ε < δ∞ − δinf − ε′
Figure 12: Circuit CNC used in Case 2.2.
(i) A = D > max(0, δ∞−δinf) and large enough such that δ(A−δ∞) = δ∞. Such an A must exist, because
of the assumption of Case 2.1.
(ii) B,C, ε > 0 small enough such that B + C + ε+ δinf ≤ δ∞.
(iii) 0 < ε′ < B + C
(iv) ε > 0 small enough such that δ(−δinf − ε) ≥ δ∞− ε′. Such a value exists, since δ is continuous at −δinf
by the assumption of Case 2.1.
(v) B + C > 0 small enough such that δ(B + C − δ∞) ≤ δinf + ε.
(vi) E = A+ δ∞ and F = B + C − ε′.
Again, it is easy to verify that Assumptions (i)-(vi) are compatible with each other.
Figures 13 and 14 depict signal sOR in absence and presence of a pulse.
We next show by induction on k ≥ 0 that signal sOR’s transition at time tk is delayed by δ∞, and that
the channel’s output c∗(sOR) has value 0 during phase F of round k in the absence of a pulse within phase C
of round k, and value 1 in the presence of a pulse.
sOR(t)
t
tk A B C D A
c∗(sOR)(t)
t
tk E F
δ0 = δ∞ δ1 = δ∞ δ2 = δ∞
Figure 13: Case 2.1: Input and Output of channel c∗ in circuit CNF if phase C does not contain a pulse.
Proof. Assume the input signal sOR of channel c
∗ contains no pulse within phase C of round k. The signal
is depicted in Fig. 13.
Signal sOR’s transition to value 1 at time tk is delayed by some δ0. Clearly, if k = 0 (i.e., in round 0),
δ0 = δ∞. As induction hypothesis assume in the following that signal sOR’s transition at time tk is delayed
by δ∞. We will show that this implies that signal sOR’s transition at time tk+1 is delayed by δ∞.
Obviously, the next transition of sOR back to value 0 at time tk +A is delayed by δ1, where
δ1 = δ(A− δ0) = δ(A− δ∞) = δ∞ , (13)
by the choice of A according to Assumption (i). Further, by Assumption (i), A > δ∞ − δinf , implying that
no transition of sOR after time tk can cancel the transition of c
∗(sOR) to 1 at time tk + δ0.
The transition of sOR to value 1 at time tk+1 = tk +A+B + C +D is delayed by δ2, where
δ2 = δ(B + C +D − δ1) = δ(B + C +D − δ∞) = δ∞ ,
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because of Assumption (i). Thus, the initial transition of round k + 1 at time tk+1 will be delayed by δ∞,
which completes the inductive step. Since D > δ∞ − δinf > 0, by Assumption (i), it follows that c∗(sOR)’s
transition to 0 at time tk+A+ δ1 is not canceled by any transition. By analogous arguments, the transition
to 1 at time tk+1 + δ2 is not canceled by any transition. Our choice of E and F in (vi) thus implies that the
channel output’s value is 0 during phase F of round k, see Fig. 13.
Proof. Now assume that there is a pulse within phase C of round k. The channel’s input and output signals
are depicted in Fig. 14.
Signal sOR’s initial transition to value 1 at time tk clearly is delayed by δ0 = δ∞ if k = 0. As induction
hypothesis assume in the following that sOR’s transition at time tk is delayed by δ∞. We will show that this
implies that sOR’s transition at time tk+1 is delayed by δ∞.
By the same reasoning as in the proof before, c∗(sOR)’s transition to 1 at time tk + δ0 is not canceled by
any following transition. Further, sOR’s transition back to value 0 at time tk +A is delayed by δ1 = δ∞.
The transition of sOR to value 1 at time tk+A+u is delayed by δ2, where δ2 = δ(u−δ1) ≤ δ(B+C−δ∞) ≤
δinf + ε, by Assumption (v). From (ii), we further obtain u + δ2 ≤ B + C + δinf + ε ≤ δ∞. It follows that
this output transition cancels the last output transition to 0.
The transition of sOR back to value 0 at time tk + A + u + x is delayed by δ3, where δ3 = δ(x − δ2) ≥
δ(−δinf − ε) ≥ δ∞ − ε′, holds because of Assumption (iv).
The transition of sOR to value 1 at time tk+1 is delayed by δ4, where δ4 = δ(y − δ3) ≥ δ(D − δ∞) = δ∞,
by Assumption (i), which completes the inductive step.
Moreover, since D > δ∞ − δinf > 0, it follows that c∗(sOR)’s transition to 0 at time tk +A + u + x+ δ3
is not canceled by any transition. By similar arguments, c∗(sOR)’s transition to 1 at time tk+1 + δ4 is not
canceled by any following transition.
Assumption (vi) hence implies that c∗(sOR)’s value is 1 during phase F of round k + 1, see Fig. 14.
sOR(t)
t
tk A B C D A
u x y
c∗(sOR)(t)
t
tk E F
δ0 = δ∞ = δ1 δ2 δ3 δ4 = δ∞
Figure 14: Case 2.1: Input and Output of channel c∗ in circuit CNF if phase C contains a pulse.
Case 2.2. For this case, circuit CNC depicted in Fig. 12 solves bounded SPF. The algorithm and its proof
rest on the following idea: We first show in Lemma 12 that every channel c∗ whose δ is in accordance with
Case 2.2 does not produce pulses of length within the non-zero interval [max(0, δ− − δinf), δ∞ − δinf). The
remaining part of circuit CNC thus just has to filter out all pulses with duration less than max(0, δ
− − δinf)
(ensured by the AND gate) and continuously hold all pulses of length δ∞ − δinf (done by the OR gate).
Lemma 12. Let c∗ be a non-constant-delay non-forgetful channel chosen in accordance to Case 2.2. If the
channel’s input signal is a pulse, then its output signal is either 0 or a pulse whose length is not within the
non-zero interval [max(0, δ− − δinf), δ∞ − δinf ].
Proof. Assume that δ(−δinf) = δ∞; the proof for the case δ(−δinf) = δ− < δ∞ is almost the same. Without
loss of generality, assume that the input pulse starts at time 0 and let x > 0 be its length. Clearly,
the transition of the output signal to 1 is scheduled at time δ∞, the transition back to 0 is scheduled at
time x+ δ(x− δ∞). We distinguish two cases for the input pulse length x:
In case x < δ∞−δinf , we have δ(x−δ∞) ≤ δ− and the following two sub-cases: If additionally x ≤ δ∞−δ−,
then x + δ(x − δ∞) ≤ x + δ− ≤ δ∞, so the output events cancel. If δ∞ − δinf > x > δ∞ − δ−, the length
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i OR
δ = 1
x = 0 δ = 1
x = 0
δ = α
x = 0 δ = 1
x = 0
o
Figure 15: Circuit Cev solving eventual SPF.
of the output pulse is x+ δ(x− δ∞)− δ∞ < δ− − δinf . This confirms the lower boundary of the “forbidden
pulse length interval” given in our lemma. In case of x ≥ δ∞ − δinf , on the other hand, δ(x − δ∞) = δ∞ a
pulse with length x+ δ(x− δ∞)− δ∞ ≥ δ∞ − δinf is generated at the output of c∗, which also confirms the
upper boundary of the interval.
If we choose the circuit parameters in Fig. 12 according to ε′ = max(0, δ−−δinf) and 0 < ε < δ∞−δinf−ε′,
it is not difficult to show that the resulting circuit CNC solves bounded SPF in Case 2.2: Properties (F1)
to (F3) trivially hold for circuit CNC. To prove (F4), consider that if the input signal i is a pulse of
length 2δ∞, the output signal sc∗(i) of c
∗ is a pulse of length at least δ∞. Thus, the output of the AND gate
sAND is a pulse of length at least δ∞ − ε′ > ε, resulting in the circuit’s output o making a transition to 1
and remaining 1 from there on.
Property (F5) directly follows from Lemma 12: If sc∗(i) is a pulse of length smaller than max(0, δ
−−δinf) =
ε′, then it is completely filtered out; sAND and hence o are hence permanently 0. Otherwise, by Lemma 12,
sc∗(i) must be a pulse of length at least δ∞− δinf . Thus, sAND is a pulse of length at least δ∞− δinf − ε′ > ε,
which is sufficiently long to be permanently captured in the storage looped formed by the OR gate. The
circuit’s output o hence makes a transition to 1 and remains 1 from there on.
Finally, (F6) is due to bounded channel delays.
7 Eventual Short-Pulse Filtration with Constant Delays
We proved that SPF is not solvable with constant-delay channels. In this section, we consider the weaker
eventual SPF problem, which drops the “no short pulses” requirement (F5) and replaces it with its eventual
analogon (F5e). We show that eventual SPF is solvable using only constant-delay channels. More specifically,
we prove that circuit Cev in Fig. 15 solves eventual SPF. The circuit contains a delay parameter α, which
we will choose to be a positive irrational like α =
√
2.
We will show that the circuit’s output is eventually stable at 1 whenever the input is a pulse of positive
length. We derive a bound on this stabilization time in terms of the input pulse length ∆. The bound is
almost linear in 1/∆: It is in the order of O(∆−1−ε) for all ε > 0.
The measure points of circuit Cev for time t are of the form t−(αk+ℓ)−2, where k and ℓ are nonnegative
integers. We can hence characterize the circuit’s behavior with the following obvious lemma.
Lemma 13. In every execution (sv) of circuit Cev, the following are equivalent: (i) so(t) = 1, and (ii) there
exist nonnegative integers k and ℓ such that si
(
t− (αk + ℓ)− 2) = 1.
We may restrict our considerations to input pulses starting at time 0. In the following, let the input
signal si be a pulse of length ∆ > 0. We are looking for the stabilization time, which is the minimal time
T = T (∆) such that, for all t ≥ T , we have so(t) = 1.
To prove finiteness and effective bounds on the stabilization time, we relate it to the number-theoretic
concept of discrepancy of the sequence (αn) modulo 1 (see, e.g., [10]). The discrepancy compares the
number of sequence elements in a given interval with their expected number if the elements were uniformly
distributed.
For a given nonempty subinterval (x, y] of (0, 1] and a given positive integer N , let A(x, y;N) denote the
number of αn’s with n ≤ N that lie in the interval modulo 1: αn ∈ (x, y]+Z. The expected number of such
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αn’s is (y − x)N . The discrepancy DN (α) is then defined as the maximum difference between A(x, y;N)
and (y − x)N , formed over all nonempty subintervals (x, y] of (0, 1].
It is well-known that DN(α)/N → 0 if and only if α is irrational. Also, if α has a bounded continued
fraction expansion, then DN (α) = O(logN) and the constant can be computed [20]. This is, in particular,
true for α =
√
2.
Lemma 14. Let K = K(∆) be the least integer K such that for all real t there exists an integer k, 0 ≤ k ≤ K,
with αk ∈ (t−∆, t] +Z. Then, T (∆) ≤ α ·K(∆) + ∆+ 2.
Proof. The lemma is trivial if K =∞, so assume the contrary.
Let t ≥ αK + ∆ + 2. By the definition of K, there exists a k with 0 ≤ k ≤ K and an ℓ such that
t−∆− ℓ− 2 < αk ≤ t− ℓ− 2, which is equivalent to 0 ≤ t− (αk + ℓ)− 2 < ∆.
By Lemma 13, it remains to prove that ℓ is nonnegative. The inequality t− (αk+ ℓ)−2 < ∆ is equivalent
to ℓ > t−∆− αk − 2. Noting −αk ≥ −αK and t ≥ αK +∆+ 2 shows ℓ > 0 and concludes the proof.
Lemma 15. Let 0 < ∆ ≤ 1. If DN(α)/N < ∆/2, then K(∆) ≤ N .
Proof. Suppose the contrary, i.e., that there exists a real t such that, for all n ≤ N , we have αn 6∈ (t−∆, t]+Z.
Let 0 < x < y ≤ z < u ≤ 1 such that we can decompose the interval (t−∆, t]+Z = ((x, y]+Z)∪((z, u]+Z)
modulo 1. None of the two intervals (x, y] and (z, u] contains an αn modulo 1 with n ≤ N . Hence
A(x, y;N) = A(u, z;N) = 0, which implies 2DN(α) ≥ (y − x)N + (u− z)N = ∆N , a contradiction.
Theorem 5. Circuit Cev solves eventual SPF if α is irrational. If α =
√
2, the stabilization time satisfies
T (∆) = O(∆−1−ε) as ∆→ 0 for all ε > 0.
Proof. (F1) and (F2) are obviously fulfilled. Because all initial values of channels are 0, also (F3) holds.
Because DN (α)/N → 0 whenever α is irrational, for all ∆ > 0, there exists some N such that DN(α)/N <
∆/2. Hence Lemma 15 and Lemma 14 show that T (∆) is finite, which shows (F4) and (F5e).
We now prove the bound on the stabilization time. Let γ = −1 − ε < −1. There exists a C1 > 0 such
that DN (α) ≤ C1 logN . Because 1 + 1/γ > 0, there exists a C2 > 0 such that logN < C2N1+1/γ . Thus if
N ≥
(
∆
2C1C2
)γ
then
DN (α)
N
≤ C1 logN
N
< C1C2N
1/γ ≤ ∆
2
,
which, by Lemma 15, implies
K(∆) ≤
(
∆
2C1C2
)γ
+ 1
for all 0 < ∆ ≤ 1. That is, K(∆) = O(∆γ) as ∆→ 0.
It is easy to see that K(∆) → ∞ as ∆ → 0. Hence Lemma 14 implies T (∆) = O(K(∆)) as ∆ → 0 as
asserted.
8 Conclusion
We showed that binary circuit models using bounded single-history channels, hence all binary models known
to date, fail to faithfully model glitch propagation: In case of constant-delay channels, SPF turned out to
be unsolvable, which is in contradiction to physical reality. In case of non-constant-delay channels, even
bounded SPF is solvable, again in contradiction to physical reality. Future binary models aiming at faithful
glitch propagation modeling hence cannot have the bounded single-history property.
We hope that our results provide a signpost for future research on adequate binary circuit models:
As confirmed by the fact that the weaker eventual SPF problem is already solvable with constant-delay
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channels, SPF is well suited for capturing the peculiarities of glitch propagation while not being overly
restrictive. Moreover, in the proofs of our core results, we actually used weaker properties than actually
guaranteed by single-history channels. It may hence be possible to re-use part of those for alternative weaker
channel models.
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